

FIG._1A








FIG._1B












FIG._6





FIG._7






FIG._9




FIG._10





FIG._11



COURTER PRESE

rid._ 12








FIG._ 13









COCKET SESAUGE

FIG._17A





FIG._17B






FIG._18

+




FIG._19




FIG._20A





FIG._20B






FIG._21D






FIG._21B





READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._22




FIG._23

+




FIG._24




FIG._25

-

	SELECTED CONTROL GATE VCG	DRAIN VD	50URCE V5	ERASE GATE VEG
READ	VPG	V _{REF}	V ₅₅	V _E
PROGRAM	VPG	V _{PP}	V ₅₅	V _E
PROGRAM VERIFY	VPG	V _{REF}	V ₅₅	VE
ERA5E ERA5E VERIFY	V _{PG}	V _{REF}	V ₅₅ V ₅₅	V _E

TABLE 1

FIG._26

(TYPICAL) VALUE5)	READ	PROGRAM	PROGRAM VERIFY	ERA5E	ERASE VERIFY
VPG	Vcc	12V	V _{CC} +&V	Vcc	V _{CC} -&V
Vcc	5₹	57	5V	5∨	5∨
VPD	V55	87	8V	V55	V55
V _E	V55	V45	V55	20V	V55
UNSELECTED CONTROL GATE	V55	V55	V ₅₅	V55	V55
UNSELECTED BIT LINE	V _{REF}	V _{REF}	V _{REF}	V _{REF}	V _{REF}

V55=0V, VREF=1.5V, SV=0.5V-1V

TABLE 2

FIG._27